# **Project Milestone Report**

CHANHEE CHO, HENRY JUNG

### **MAJOR CHANGES**

In our initial proposal, we planned to implement compiler-based transformations to mitigate sidechannel attacks based on control-flow and data-flow, along with implementing a heuristic for reducing performance overhead. There are no major changes with these goals; however based on our current progress, we may not reach the 125% goal for implementing heuristics, but are on track with the main implementation component (transformation passes).

## WHAT YOU HAVE ACCOMPLISHED SO FAR

Progress Update: We have implemented a LLVM pass for timing side channel mitigations due to control flow, based on [1] and [2]. The pass works at the IR-level in optimization, performing if-conversion on control-flow patterns (if-else diamond and if-then triangle), along with adding safe instructions for certain operations (e.g. division, loads, stores). Initial testing has been done on a series of small microbenchmarks along with larger C programs, verifying that control flow has been replaced with conditional execution in assembly (example transformations performed by the LLVM pass listed in Appendix).

#### MEETING YOUR MILESTONE

We have roughly met our milestone goal with implementing the control-flow transformations. We have not started implementing the transformations for data-flow, but plan on finishing the implementation within the remaining weeks.

#### SURPRISES

For testing our control-flow mitigation pass, which performs if-conversion, we compile the resulting LLVM bitcode with -O0, as LLVM runs the -simplify-cfg pass for higher optimization levels and performs if-conversion to some degree. However, we observed that certain transformations were not performed compared to our implementations. Our implementation follows the approach in [1] and [2], and we implemented it only referencing LLVM documentation. Even if there are related available implementations we did not discover, we believe it is likely to be different from our approaches.

#### **REVISED SCHEDULE**

4/10-4/14: Work on data-flow transformation implementation

**4/17-4/21**: Finish data-flow transformation implementation; Start work on implementing heuristic to reduce performance overhead

**4/24-4/26**: Finish evaluating heuristic with experiments; Write report and prepare poster for presenting

#### **RESOURCES NEEDED**

(N/A) We have all the resources needed to complete this project.

#### REFERENCES

- B. Coppens, I. Verbauwhede, K. De Bosschere and B. De Sutter, "Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors," 2009 30th IEEE Symposium on Security and Privacy, Oakland, CA, USA, 2009, pp. 45-60, doi: 10.1109/SP.2009.19.
- [2] Alexander Jordan, Nikolai Kim, and Andreas Krall. 2013. IR-level versus machine-level if-conversion for predicated architectures. In Proceedings of the 10th Workshop on Optimizations for DSP and Embedded Systems (ODES '13). Association for Computing Machinery, New York, NY, USA, 3–10. https://doi.org/10.1145/2443608.2443611

#### APPENDIX: TRANSFORMATIONS



(a) LLVM IR (before transformation)



#### (b) LLVM IR (after transformation)

Fig. 1. test\_division microbenchmark: LLVM IR transformation

		<divide>:</divide>		
				DWORD PTR [rbp-0x8],edi
				DWORD PTR [rbp-0x4],esi
	83 fe 00		cmp	
	0f 84 11		je	
13:				ecx,DWORD PTR [rbp-0x4]
				eax,DWORD PTR [rbp-0x8]
			cdq	
			idiv	
				DWORD PTR [rbp-0xc],eax
1f:			jmp	
				eax,DWORD PTR [rbp-0x8]
				DWORD PTR [rbp-0xc],eax
			jmp	
				eax,DWORD PTR [rbp-0xc]
32:			рор	
		2e 0f 1f 84	data16	<pre>data16 cs nop WORD PTR [rax+rax*1+0x0]</pre>

(a) Disassembly (before transformation)

		<divide>:</divide>				
				DWORD PTR		
	83 fe 00					
11:						
14:						
			idiv			
17:						
				eax,DWORD		
	83 fe 00					
1f:						
22:						
		2e Of 1f 84	data16	data16 cs	nop WORD PTR	[rax+rax*1+0x0]

(b) Disassembly (after transformation)

Fig. 2. test\_division microbenchmark: Disassembly transformation



(a) LLVM IR (before transformation)

			 	1	 	
define dso_local i32 @f4(i32 noundef %a, i		%b, т32		132	% <b>d</b> )	#0 {
%cmp = icmp slt i32 %a, %b						
%cmp1 = icmp slt i32 %c, % <mark>d</mark>						
%add = add nsw i32 %c, %d						
%sub = sub nsw i32 %c, %d						
%0 = select i1 %cmp3, i32 %add, i32 %sub						
%add8 = <mark>add</mark> nsw i32 %b, %c						
%add10 = <mark>add</mark> nsw i32 %a, %b						
%1 = select i1 %cmp6, i32 %add8, i32 %ad						
%2 = select i1 %cmp1, i32 %0, i32 %1						
%cmp12 = icmp sgt i32 %a, %d						
%cmp14 = icmp slt i32 %d, 0						
%sub16 = <b>sub</b> nsw i32 %a, % <b>d</b>						
%add18 = add nsw i32 %a, %d						
%3 = select i1 %cmp14, i32 %sub16, i32 %	add18					
%cmp20 = icmp slt i32 %c. 0						
%add22 = <b>add</b> nsw i32 %c. %a						
%sub24 = sub nsw i32 %c. %a						
%4 = select i1 %cmp20. i32 %add22. i32 %						
%5 = select il %cmpl2, i32 %3, i32 %4						
%6 = select i1 %cmp i32 %2 i32 %5						
ret i32 %6						

(b) LLVM IR (after transformation)

Fig. 3. test\_f4 microbenchmark: LLVM IR transformation

6666666	888888888888888888888888888888888888888	< 14 :		
				eax,DWORD PTR [rbp-0x8]
				ecx,DWORD PTR [rbp-0x4]
			jse	
	86 4d tc			ecx,DWORD PTR [rbp-0x4]
	85 45 48			
	83 43 66		mov	DWORD FIR [rsp-0x14],eax
4.2.1	88 48 FC		mav	ecx, DWORD FIR [FBP-0x4]
43:	20 -9		mov	
4	80 45			DWORD DTD (-ba-Guld)
44.	a9 84 88		1000	
	85 45 44		Turb	any DWORD PTP (cha-Gyc)
55.	83 48 00			
			ine	
			mov	ecx.DWORD PTR [rbp-0x8]
				ecx,DWORD PTR [rbp-0xc]
76:	89 45 ec		mory	DWORD PTR [rbp-0x14],eax
	eg 61 00		Juib	dT <t4+0xdt></t4+0xdt>
1 e :	85 43 TO		mov	eax, DWORD PTR [PDp-0x10]
			C 1000	
	0 f 8 m 7 c		110	
			max	eax.DWORD PTR [rbp-0x4]
			ize	
			mov	
				ecx,DWORD PTR [rbp-0x4]
				DWORD PTR [rbp-0x14],eax
	86 45 48			
	83 18 88		-cmp	
			1.se	
	aa 4a fo		mary	DUDDD DTD (cho 0001)
	01 01		materia	eax, owono rin [rbp-axa]
	89.45			DWORD RTP (show@w1d1 say
	-9 Gb 66		- imm	df cfdi8vdfs
	8b 4d f0		max	ecx.DWORD_PTR_[rbo-0x10]
d7:	85 45 £8		mov	eax, DWORD PTR [rbp-0x81

(a) Disassembly (before transformation)

00000000	0000	0000	900	<f4>:</f4>		
Θ:						
1:	48					
4:	41					
7:	41		d2			
a:	44		d2			
d:	44	01			add	
10:	44				mov	
13:	44	29				
16:	83				cmp	
19:	Θf	4c				
lc:						
le:	44	01	d2		add	
21:		f9				
23:	01				add	
25:	83	fe			cmp	
28:	Θf	4c				
2b:	45				cmp	
2e:	Θf	4c				
31:		f8				
33:	44	29				
36:		fa				
38:	44	01			add	
3b:	41	83	f8		cmp	
3f:	Θf	4c				
42:	45		dl			
45:	41	01	f9		add	
48:	44					
4b:	29	f8				
4d:	41	83			cmp	
51:	41	Θf	4c			
55:	44				cmp	
58:	Θf	4f			cmovg	
5b:					cmp	
5d:	Θf	4c				
60:					рор	
61:					ret	

(b) Disassembly (after transformation)